Nexperia 74HCT74BQ,115 Dual D Type Flip Flop IC, Complementary, 14-Pin SOT762-1

  • RS Stock No. 152-5525
  • Mfr. Part No. 74HCT74BQ,115
  • Brand Nexperia
Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

Dual D-type flip-flop with set and reset, positive-edge trigger, The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual data (nD), clock (nCP), set (nSD) and reset (nRD) inputs, and complementary nQ and nQ outputs. Data at the nD-input, that meets the set-up and hold time requirements on the LOW-to-HIGH clock transition, is stored in the flip-flop and appears at the nQ output.

Symmetrical output impedance
Low power dissipation
High noise immunity
Balanced propagation delays
Specified in compliance with JEDEC standard no. 7A

Specifications
Attribute Value
Logic Family 74HCT
Logic Function D Type
Input Type TTL
Output Type Complementary
Triggering Type Positive Edge
Mounting Type Surface Mount
Package Type SOT762-1
Pin Count 14
Set/Reset Yes
Number of Elements per Chip 2
Maximum Propagation Delay Time @ Maximum CL 300 ns @ 15 pF
Dimensions 3 x 2.5 x 0.85mm
Width 2.5mm
Minimum Operating Temperature -40 °C
Length 3mm
Propagation Delay Test Condition 15pF
Maximum Operating Temperature +125 °C
Maximum Operating Supply Voltage 7 V
Height 0.85mm
14850 In stock for delivery within 1 working days
Price Each (In a Pack of 50)
kr 0,624
(exc. VAT)
kr 0,78
(inc. VAT)
Units
Per unit
Per Pack*
50 +
kr 0,624
kr 31,20
*price indicative
Packaging Options:
Related Products
Low-Voltage CMOS logic. Single gate package. Operating Voltage: ...
Description:
Low-Voltage CMOS logic. Single gate package. Operating Voltage: 1.65 to 5.5 VCompatibility: Input LVTTL/TTL, Output LVCMOSLatch-up performance exceeds 100 mA per JESD 78 Class IIESD protection exceeds JESD 22.
Texas Instruments range of Flip-Flops and Latches from ...
Description:
Texas Instruments range of Flip-Flops and Latches from the 74HC Family of CMOS Logic ICs. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard ...
Industry-standard Advanced Ultra-low Power (AUP) logic family products ...
Description:
Industry-standard Advanced Ultra-low Power (AUP) logic family products for ultra-low power consumption, small footprint logic solutions for use in 1.8 V and mixed 1.8 V / 3.3 V circuit applications. The AUP logic family offers the following features:. Wide supply ...
Fairchild’s Tiny. Logic® family consists of a broad ...
Description:
Fairchild’s Tiny. Logic® family consists of a broad spectrum of high speed, low power, CMOS single and dual gate logic functions in a choice of six space saving packages: SOT23-5, SC70 6-lead, US8 8-lead, and Micro. Pak 6 and 8 ...