Texas Instruments SN74LS132N, Quad 2-Input NAND Schmitt Trigger Logic Gate, 4.75 → 5.25 V, 14-Pin PDIP

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

74LS Family Logic Gates, Texas Instruments

Texas Instruments standard Logic Gates from the 74LS Family of Low Power Schottky Logic ICs. The 74LS Family use bipolar junction technology coupled with Schottky diode clamps to achieve operating speeds equal to the original 74TTL family but with much lower power consumption.

74LS Family

Specifications
Attribute Value
Logic Function NAND
Mounting Type Through Hole
Number of Elements 4
Number of Inputs per Gate 2
Schmitt Trigger Input Yes
Package Type PDIP
Pin Count 14
Logic Family LS
Input Type Schmitt Trigger
Maximum Operating Supply Voltage 5.25 V
Maximum High Level Output Current -0.4mA
Maximum Propagation Delay Time @ Maximum CL 22 ns @ 5 V
Minimum Operating Supply Voltage 4.75 V
Maximum Low Level Output Current 8mA
Propagation Delay Test Condition 15pF
Minimum Operating Temperature 0 °C
Width 6.35mm
Height 4.57mm
Maximum Operating Temperature +70 °C
Dimensions 19.3 x 6.35 x 4.57mm
Length 19.3mm
Discontinued product
Related Products
Advanced Low-Power Schottky Bipolar Logic. Operating Voltage 4.5 ...
Description:
Advanced Low-Power Schottky Bipolar Logic. Operating Voltage 4.5 to 5.5Compatibility: Input TTL, Output TTL.
Texas Instruments range of standard Logic Gates from ...
Description:
Texas Instruments range of standard Logic Gates from the 74HCT Family of CMOS Logic ICs. Inputs of the 74HCT family are 74LSTTL compatible, and the products use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family ...
Low-Voltage CMOS logic. Operating Voltage: 2 to 5.5Compatibility: ...
Description:
Low-Voltage CMOS logic. Operating Voltage: 2 to 5.5Compatibility: Input LVTTL/TTL, Output LVCMOS.
Low-Voltage CMOS logic. Single gate package. Operating Voltage: ...
Description:
Low-Voltage CMOS logic. Single gate package. Operating Voltage: 1.65 to 5.5 VCompatibility: Input LVTTL/TTL, Output LVCMOSLatch-up performance exceeds 100 mA per JESD 78 Class IIESD protection exceeds JESD 22.