83026BMI-01LF, Clock Buffer, 1-Input, 8-Pin SOIC
- RS Stock No.:
- 216-6201
- Mfr. Part No.:
- 83026BMI-01LF
- Brand:
- Renesas Electronics
Bulk discount available
Subtotal (1 pack of 2 units)*
Kr.151 30
(exc. VAT)
Kr.189 12
(inc. VAT)
FREE delivery for online orders over 500,00 kr
In Stock
- Plus 162 unit(s) shipping from 30. desember 2025
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per unit | Per Pack* |
|---|---|---|
| 2 - 8 | Kr. 75,65 | Kr. 151,30 |
| 10 - 18 | Kr. 68,585 | Kr. 137,17 |
| 20 - 48 | Kr. 67,095 | Kr. 134,19 |
| 50 - 98 | Kr. 65,095 | Kr. 130,19 |
| 100 + | Kr. 63,49 | Kr. 126,98 |
*price indicative
- RS Stock No.:
- 216-6201
- Mfr. Part No.:
- 83026BMI-01LF
- Brand:
- Renesas Electronics
Specifications
Technical Reference
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Renesas Electronics | |
| Logic Function | Clock Buffer | |
| Number of Clock Inputs | 1 | |
| Package Type | SOIC | |
| Pin Count | 8 | |
| Select all | ||
|---|---|---|
Brand Renesas Electronics | ||
Logic Function Clock Buffer | ||
Number of Clock Inputs 1 | ||
Package Type SOIC | ||
Pin Count 8 | ||
The Renesas Electronics 83026I-01 is a low skew, 1-to-2 Differential-to-LVCMOS/ LVTTL Fanout Buffer. The differential input can accept most differential signal types (LVPECL, LVDS, LVHSTL, HCSL and SSTL) and translate to two single-ended LVCMOS/LVTTL outputs. The small 8-lead SOIC footprint makes this device ideal for use in applications with limited board space.
Two LVCMOS / LVTTL outputs
Differential CLK, nCLK input pair
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
Maximum output frequency: 350MHz
Output skew: 15ps (maximum)
Part-to-part skew: 600ps (maximum)
Additive phase jitter, RMS: 0.03ps (typical)
Small 8 lead SOIC package saves board space
3.3V core, 3.3V, 2.5V or 1.8V output operating supply
-40°C to 85°C ambient operating temperature
Differential CLK, nCLK input pair
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
Maximum output frequency: 350MHz
Output skew: 15ps (maximum)
Part-to-part skew: 600ps (maximum)
Additive phase jitter, RMS: 0.03ps (typical)
Small 8 lead SOIC package saves board space
3.3V core, 3.3V, 2.5V or 1.8V output operating supply
-40°C to 85°C ambient operating temperature