Infineon IRS2106SPBF, Gate Driver, 600 mA 8-Pin 20 V, SOIC-8

View all Gate Drivers
Bulk discount available

Subtotal (1 pack of 5 units)*

Kr.107 34 

(exc. VAT)

Kr.134 175 

(inc. VAT)

Add to Basket
Select or type quantity
Temporarily out of stock
  • Shipping from 14. desember 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Pack*
5 - 45Kr. 21,468Kr. 107,34
50 - 120Kr. 18,898Kr. 94,49
125 - 245Kr. 17,824Kr. 89,12
250 - 495Kr. 16,52Kr. 82,60
500 +Kr. 15,216Kr. 76,08

*price indicative

Packaging Options:
RS Stock No.:
257-5865
Mfr. Part No.:
IRS2106SPBF
Brand:
Infineon
Find similar products by selecting one or more attributes.
Select all

Brand

Infineon

Product Type

Gate Driver Module

Output Current

600mA

Pin Count

8

Package Type

SOIC-8

Fall Time

35ns

Driver Type

Gate Driver

Rise Time

100ns

Minimum Supply Voltage

10V

Maximum Supply Voltage

20V

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

125°C

Standards/Approvals

No

Automotive Standard

No

The Infineon high and low side driver are high voltage, high speed power MOSFET and IGBT drivers with independent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. IRS2106 IRS21064 The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 V.

Floating gate driver designed for bootstrap operation

Fully operational to +600 V

Tolerant to negative transient voltage, dV/dt immune

Gate drive supply range from 10 V to 20 V

Under voltage lockout for both channels

33 V, 5 V, and 15 V logic input compatible

Matched propagation delay for both channels

Logic and power ground +/- 5 V offset

Lower di/dt gate driver for better noise immunity

Outputs in phase with inputs

Related links