Nexperia 74HC574PW,118 1 Flip Flop IC 74HC, 3 State, 20-Pin TSSOP

Bulk discount available

Subtotal (1 pack of 50 units)*

Kr. 147,80

(exc. VAT)

Kr. 184,75

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • Plus 300 unit(s) shipping from 27 April 2026
  • Plus 2 500 unit(s) shipping from 23 September 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.

Units
Per unit
Per Pack*
50 - 50Kr. 2,956Kr. 147,80
100 - 200Kr. 1,773Kr. 88,65
250 - 450Kr. 1,689Kr. 84,45
500 - 1200Kr. 1,595Kr. 79,75
1250 +Kr. 1,419Kr. 70,95

*price indicative

Packaging Options:
RS Stock No.:
170-5409
Mfr. Part No.:
74HC574PW,118
Brand:
Nexperia
Find similar products by selecting one or more attributes.
Select all

Brand

Nexperia

Product Type

Flip Flop IC

Logic Family

74HC

Input Type

CMOS

Output Type

3 State

Clock Frequency

24MHz

Polarity

Non-Inverting

Mount Type

Surface

Package Type

TSSOP

Minimum Supply Voltage

2V

Maximum Supply Voltage

6V

Pin Count

20

Flip-Flop Type

D Flip-Flop

Minimum Operating Temperature

-40°C

Maximum Propagation Delay Time @ CL

38ns

Trigger Type

Positive Edge

Number of Elements per Chip

1

Maximum Operating Temperature

125°C

Standards/Approvals

No

Height

0.95mm

Length

6.6mm

Automotive Standard

No

The 74HC574: 74HCT574 is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable (OE) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops.

Mixed 5 V and 3.3 V applications

Improved signal integrity with integrated termination resistors

High noise immunity

Flow through pin out for easy layout

Wide supply voltage range

Low propagation delay

Overvoltage tolerant input options

Integrated source termination resistor options

Bus hold options

Frequency division

Controlled delays

Interface between asynchronous and synchronous systems

Related links