ON Semiconductor 74LVX573M Octal Latch, Transparent D Type, 3 State, 2 → 3.6 V, 20-Pin SOIC

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

74LVX Family, Fairchild Semiconductors

Advanced high-speed low-voltage CMOS logic
Operating Voltage Range: 2.7 to 5.5V
7V tolerant inputs

74LVX Family

Specifications
Attribute Value
Logic Family 74LVX
Latch Mode Transparent
Latching Element D Type
Number of Bits 8bit
Output Type 3 State
Mounting Type Surface Mount
Package Type SOIC
Pin Count 20
Dimensions 0.496 x 0.291 x 0.089mm
Height 0.089mm
Length 0.5mm
Maximum Operating Temperature +85 °C
Minimum Operating Temperature -40 °C
Width 0.291mm
Minimum Operating Supply Voltage 2 V
Maximum Operating Supply Voltage 3.6 V
144 In stock for delivery within 1 working days
Price Each (In a Tube of 36)
kr 6,048
(exc. VAT)
kr 7,56
(inc. VAT)
Units
Per unit
Per Tube*
36 +
kr 6,048
kr 217,728
*price indicative
Related Products
A range of NXP Flip-Flops and Latches from ...
Description:
A range of NXP Flip-Flops and Latches from the 74HC Family of CMOS Logic ICs. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard ...
High Speed Low-Voltage BiCMOS logic. Operating Voltage: 2.7 ...
Description:
High Speed Low-Voltage BiCMOS logic. Operating Voltage: 2.7 to 3.6Bus Hold feature on inputs eliminates need for large pull-ups. Compatibility: Input LVTTL/TTL, Output LVTTL.
Texas Instruments range of Flip-Flops and Latches from ...
Description:
Texas Instruments range of Flip-Flops and Latches from the 74HC Family of CMOS Logic ICs. The 74HC Family use silicon gate CMOS technology to achieve operating speeds similar to the LSTTL family but with the low power consumption of standard ...
High Speed Low-Voltage BiCMOS logic. Operating Voltage: 2.7 ...
Description:
High Speed Low-Voltage BiCMOS logic. Operating Voltage: 2.7 to 3.6Bus Hold feature on inputs eliminates need for large pull-ups. Compatibility: Input LVTTL/TTL, Output LVTTL.