ON Semiconductor FIN1018MX, LVDS Receiver LVTTL, 3 → 3.6 V, 8-Pin, SOIC

Technical Reference
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

LVDS Line Receivers, Fairchild Semiconductor

LVDS Communication

Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables.

Applications: Firewire, SATA, SCSI

Specifications
Attribute Value
Number of Drivers 1
Input Type LVDS
Output Type LVTTL
Transmission Data Rate 400Mbps
Number of Elements per Chip 1
Mounting Type Surface Mount
Package Type SOIC
Pin Count 8
Differential Input Low Threshold Voltage -100V
Dimensions 5.004 x 3.988 x 1.499mm
Height 1.499mm
Length 5mm
Maximum Operating Supply Voltage 3.6 V
Minimum Operating Supply Voltage 3 V
Minimum Operating Temperature -40 °C
Maximum Operating Temperature +85 °C
Width 3.988mm
Sorry, we couldn't check our stock levels right now. Please try refreshing the page.
Price Each (In a Pack of 10)
kr 1,392
(exc. VAT)
kr 1,74
(inc. VAT)
Units
Per unit
Per Pack*
10 +
kr 1,392
kr 13,92
*price indicative
Not available for next day delivery
Packaging Options:
Related Products
A range of Differential line receivers for balanced ...
Description:
A range of Differential line receivers for balanced or unbalanced digital data transmission via LVDS networks from. Texas Instruments. Applications: Firewire, SATA, SCSI.
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
Low Voltage Differential Signaling, or LVDS, is an ...
Description:
Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables. Applications: Firewire, SATA, SCSI.
LVDS Transmitters for use with 24-bit FPD (Flat ...
Description:
LVDS Transmitters for use with 24-bit FPD (Flat Panel Display) links operating at 65 and 85 MHz. LVCMOS/LVTTL inputs3.3V Low-power operationPLL transmitter data clock. Complies with TIA/EIA-644 LVDS standard.