Microchip, 8bit PIC, PIC18 Microcontroller, 64MHz, 16 kB Flash, 28-Pin SOIC

View all Microcontrollers

Subtotal (1 tube of 27 units)*

Kr.489 294 

(exc. VAT)

Kr.611 604 

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • Plus 162 unit(s) shipping from 09. desember 2025
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
Per Tube*
27 +Kr. 18,122Kr. 489,29

*price indicative

RS Stock No.:
146-3401
Mfr. Part No.:
PIC18F24K42-I/SO
Brand:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Family Name

PIC18

Package Type

SOIC

Mounting Type

Surface Mount

Pin Count

28

Device Core

PIC

Data Bus Width

8bit

Program Memory Size

16 kB

Maximum Frequency

64MHz

RAM Size

1.024 kB

USB Channels

0

Number of PWM Units

1 x 10 bit

Number of SPI Channels

1

Number of I2C Channels

2

Number of CAN Channels

0

Number of UART Channels

2

Typical Operating Supply Voltage

2.3 → 5.5 V

Number of USART Channels

0

Minimum Operating Temperature

-40 °C

Instruction Set Architecture

RISC

Maximum Number of Ethernet Channels

0

ADCs

24 x 12 bit

Length

17.9mm

Number of ADC Units

1

Maximum Operating Temperature

+85 °C

Dimensions

17.9 x 10.3 x 2.35mm

Pulse Width Modulation

1 (4 x 10 bit)

Program Memory Type

Flash

Number of PCI Channels

0

Number of Ethernet Channels

0

Number of LIN Channels

0

Height

2.35mm

Width

10.3mm

PIC18(L)FxxK42 MCUs integrate a rich set of core independent peripherals, intelligent analog peripherals and large Flash/RAM/EEPROM memories. These 28-, 40- and 48-pin devices also offer a host of low power features, performance improvements and design flexibility options that easily and rapidly enable the complex set of functions required by many of today's embedded control applications.

Vectored Interrupt (VI) capability - Faster interrupt response time
Programmable single or dual priority
Two level hardware context saving
Direct Memory Access (DMA) controllers
Eliminates need for CPU involvement in data transfers
Access to all memory spaces and peripherals
Flexible source and destination message sizes
Programmable DMA priority

Related links