STMicroelectronics, 32 bit ARM Cortex M0+, STM32L0 Microcontroller, 32 MHz, 32kB FLASH, 48-Pin LQFP

Bulk discount available

Subtotal 10 units (supplied in a tray)*

Kr.281 40 

(exc. VAT)

Kr.351 80 

(inc. VAT)

Add to Basket
Select or type quantity
In Stock
  • 202 unit(s) ready to ship
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per unit
10 - 98Kr. 28,14
100 - 248Kr. 27,515
250 - 498Kr. 27,00
500 +Kr. 26,485

*price indicative

Packaging Options:
RS Stock No.:
239-6337P
Mfr. Part No.:
STM32L010C6T6
Brand:
STMicroelectronics
Find similar products by selecting one or more attributes.
Select all

Brand

STMicroelectronics

Product Type

Microcontroller

Series

STM32L0

Package Type

LQFP

Mount Type

Surface

Pin Count

48

Device Core

ARM Cortex M0+

Data Bus Width

32bit

Program Memory Size

32kB

Interface Type

I2C/SPI

Maximum Clock Frequency

32MHz

RAM Size

8kB

Maximum Supply Voltage

3.6V

Minimum Operating Temperature

-55°C

Number of Programmable I/Os

38

Maximum Operating Temperature

175°C

Length

7mm

Width

7 mm

Standards/Approvals

RoHS3, REACH

Minimum Supply Voltage

1.8V

Instruction Set Architecture

ARM Cortex M0

ADCs

12 bit

Program Memory Type

FLASH

Automotive Standard

No

The STMicroelectronics Microcontroller is a ultra-low-power microcontroller incorporating the high-performance Arm® Cortex®-M0+ 32-bit RISC core operating at 32 MHz, high-speed embedded memories (32 Kbytes of Flash program memory, 256 bytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals. It provides high power efficiency over a wide performance range.

1.8 V to 3.6 V power supply

40 to 85 °C temperature range

0.23 μA Standby mode 2 wakeup pins

0.35 μA Stop mode 16 wakeup lines

Ultra-low-power BOR brownout reset with 5 selectable thresholds

Ultra-low-power POR/PDR

0 to 32 MHz external clock

USART, SPI supported

38 fast I/Os 31 I/Os 5-Volt tolerant

32-Kbyte Flash memory

8-Kbyte RAM

256 bytes of data EEPROM

20-byte backup register

Sector protection against R/W operation